![]() | |||
| PartNumber | SI5374B-A-GL | SI5374B-A-BL | SI5374 |
| Description | Clock Synthesizer / Jitter Cleaner Any-frequency jitter attenuating clock | Clock Synthesizer / Jitter Cleaner Quad DSPLL jitter attenuating clock, Low loop bandwidth (4 to 525Hz) 8 input, 8 output (2 kHz to 808 MHz) | |
| Manufacturer | Silicon Laboratories | Silicon Laboratories | Silicon Labs |
| Product Category | Clock Synthesizer / Jitter Cleaner | Clock Synthesizer / Jitter Cleaner | Clock/Timing - Clock Generators, PLLs, Frequency Synthesizers |
| RoHS | Y | Y | - |
| Series | SI5374B | SI5374B | DSPLLR |
| Number of Outputs | 8 Output | 8 Output | 8 Output |
| Output Level | LVPECL, LVDS, CML, LVCMOS | LVPECL, LVDS, CML, CMOS | LVPECL LVDS CML CMOS |
| Max Output Freq | 808 MHz | 808 MHz | 808 MHz |
| Input Level | LVCMOS | LVCMOS | LVCMOS |
| Maximum Input Frequency | 710 MHz | 710 MHz | 710 MHz |
| Supply Voltage Max | 2.5 V | 2.75 V | - |
| Supply Voltage Min | 1.8 V | 1.71 V | - |
| Minimum Operating Temperature | - 40 C | - 40 C | - 40 C |
| Maximum Operating Temperature | + 85 C | + 85 C | + 85 C |
| Mounting Style | SMD/SMT | SMD/SMT | SMD/SMT |
| Package / Case | PBGA-80 | PBGA-80 | - |
| Packaging | Tray | Tray | Tray |
| Height | 1.22 mm | - | - |
| Length | 10 mm | - | - |
| Width | 10 mm | - | - |
| Brand | Silicon Labs | Silicon Labs | - |
| Moisture Sensitive | Yes | Yes | - |
| Operating Supply Current | 1100 mA | 1100 mA | 1100 mA |
| Product Type | Clock Synthesizer / Jitter Cleaner | Clock Synthesizer / Jitter Cleaner | - |
| Factory Pack Quantity | 240 | 240 | - |
| Subcategory | Clock & Timer ICs | Clock & Timer ICs | - |
| Unit Weight | 0.001764 oz | 0.001764 oz | 0.001764 oz |
| Type | - | - | Clock Generator, Jitter Attenuator |
| Package Case | - | - | PBGA-80 |
| Operating Temperature | - | - | -40°C ~ 85°C |
| Mounting Type | - | - | Surface Mount |
| Voltage Supply | - | - | 1.71 V ~ 2.75 V |
| Supplier Device Package | - | - | 80-BGA (10x10) |
| PLL | - | - | Yes |
| Input | - | - | Clock |
| Output | - | - | CML, LVCMOS, LVDS, LVPECL |
| Number of Circuits | - | - | 4 |
| Ratio InputOutput | - | - | 1899/12/30 2:02:00 |
| Differential InputOutput | - | - | Yes/Yes |
| Frequency Max | - | - | 808MHz |
| Divider Multiplier | - | - | Yes/Yes |
| Supply Voltage Max | - | - | 2.75 V |
| Supply Voltage Min | - | - | 1.71 V |